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We report experimental results obtained with a circuit possessing dynamic logic architecture based on one
of the theoretical schemes proposed by H. Peng and collaborators in 2008. The schematic diagram of the
electronic circuit and its implementation to get different basic logic gates are displayed and discussed.
In particular, we show explicitly how to get the electronic NOR, NAND, and XOR gates. The proposed
electronic circuit is easy to build because it employs only resistors, operational amplifiers and comparators.
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1. Introduction
There is great interest in developing new working paradigms in order to complement
and even replace the present statically-wired computer architectures. One of the frontier
ideas put forth by Sinha and Ditto in 1998 [Sinha & Ditto, 1998] is to get new devices
with a dynamic logic architecture that now is called chaos computing because chaotic (non-
linear) elements are employed to get the logic operations [Sinha & Ditto, 1999; Kuo, 2005;
Munakata et al., 2002]. The main task in this case is to achieve logic gates (also called
cells here) that are able to change their response according to the control parameter and
reconfiguring the device in order to obtain whatever logic gate. These dynamic logic gates
give us the possibility to build logic chips for the next generation of computers. Moreover,
Sinha and Ditto [Sinha & Ditto, 1999] extended their proposal to encode numbers, perform
specific arithmetic operations such as addition and multiplication, and so on. In a theoretical
work of Kuo [Kuo, 2005] the logistic map was used as the chaotic element and employed
to emulate logic gates. Currently, there is stimulating research activity in exploiting the
logic features of the nonlinear dynamical systems through their electronic implementations
[Murali et al., 2009; Murali et al., 2009; Murali et al., 2005; Murali et al., 2003].
The goal of this work is to present some experimental results that we obtained by means
of a simple electronic circuit with dynamic logic architecture. The circuit was designed
based on the first of the three theoretical schemes reported by Peng and collaborators in
order to build dynamic logic gates [Peng et al., 2008]. The electric diagram of that scheme
is easy to implement in our electronic circuit and the employed components can be acquired
in any electronic store.
2. Electronic Dynamical Logic Gate
The discrete dynamical system used in [Peng et al., 2008] to simulate dynamic logic gates
is the following:
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When K ∈: The cell is:
[0, C − β] NOR
(C − β, β) NAND
[β, 2C − β] XOR
(2C − β,C + β) OR
[C + β, 2C] AND
Table I: The ranges of the parameter K for which the system (1) behaves like the corresponding
basic logic gates in the second column.
x(n+ 1) = C(I0 + I1)x(n)
y(n+ 1) = Ky(n)
Iout =


1, if |y(m)− x(m)| < β
0, otherwise,
(1)
where C and β are positive constants, K is the bifurcation parameter which acts as the
logic-gate controller, m is the number of iterative steps, I0 and I1 are the input logic signals,
and Iout is the output signal.
The dynamic logic gate given by equation (1) is controlled through the K parameter
according to the intervals given in table I and restricted to C
2
< β ≤ C, m = 1, see [Peng et
al., 2008].
The block diagram of the electronic circuit of the dynamic logic gate is shown in Fig. 1.
The simplicity of this circuit is due to the fact that the linear mathematical operation of
commutation is performed by the comparators in the switching blocks, as is shown in Fig. 1.
The first switching block checks if the input I0 is a 0V or 5V and generates an output equal
to 0V or Cx(0), respectively. The second switching block does the same for the input I1.
With the outputs of the two switching blocks and the input y(0) the input e = |y(1)− x(1)|
of the third switching block is estimated in order to produce the output Iout of the logic
gate. The schematic diagram of the dynamic logic gate circuit is shown in Fig. 2. It consists
of eight operational amplifiers (from U1 to U8), four comparators (U9 - U12), 21 resistors
(from R1 to R21), and two potentiometers k1 and k2. Assuming ideal performance from all
components, the circuit in Fig. 2 is modelled by the following set of equations in the nodes
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Fig. 1: Block diagram of the dynamic logic gate.
labelled as d, f, g and h. For the node d,
d = −
R3k1
R2R1
x(0) . (2)
The voltages in the nodes f and g are given as follows
f =


d if I0 > VR,
0 if I0 ≤ VR,
g =


d, if I1 > VR,
0, if I1 ≤ VR,
(3)
while the voltage at the node h is given by
h =
k2R14
R12R13
y(0) . (4)
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Fig. 2: Schematic diagram of the dynamic logic gate electronic circuit.
Combining now the equations for the nodes d, f, g, and h one can get the voltage in the
node e
e =


1 +
R18
R17
1 +
R15
R16

h− R18R11R17R10
(
R9
R7
f +
R9
R8
g
)
. (5)
Lastly, the outputs of comparators U11 and U12 as functions of the voltage in the node e
are
U110(e) =


vcc, if β > e,
0, otherwise.
U120(e) =


vcc, if e > −β,
0, otherwise.
(6)
Relating the equations (2) to (6) and taking the values for the components given in
Table II one can get the output voltage of the circuit. As a function of I0 and I1, it is given
by the following set of equations:
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Components Value
Resistors: R1,12 1 kΩ
Resistors: R2,3,7,8,9,10,11,13,14,15 10 kΩ
Resistors: R5,6,21 500 Ω
Potentiometer: k1 10 kΩ
Potentiometer: k2 20 kΩ
Op. Amplifiers: U1,...,8 TL081
Comparators: U9,...,12 LM311
Table II: The electronic components and their values as employed in the construction of the
dynamic logic gate electronic circuit.
e =


Ky(0)− 2Cx(0), if I0, I1 > VR,
Ky(0)− Cx(0), if I0 > VR & I1 ≤ VR or I1 > VR & I0 ≤ VR,
Ky(0), otherwise,
(7)
where K =
k2
R12
and C =
k1
R1
.
Iout =


vcc, if |e| < β,
0, otherwise.
(8)
3. Experimental Results
The initial conditions x(0) and y(0) were taken equal to 1 V . The inputs I0 and I1 of
the dynamic logic gate take only two values 0 V and 5 V in order to represent the binary
values 0 and 1, respectively. The voltage VR = 1 V is the transition voltage between 0 V
(logic 0) and 5 V (logic 1). The different basic logic gates were obtained varying the value
of the potentiometer k2 at fixed value of the potentiometer k1, e.g., for a given value of the
potentiometer k1, tuning the value of the potentiometer k2 is required in order to get the
desirable logic gate. The value of β is adjusted by means of a variable source. We imple-
mented this design on a printed circuit board (PCB) manufactured in our laboratory. In the
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When K ∈: The circuit behaves
as the following gate:
[0, 0.25] NOR
(0.25, 0.75) NAND
[0.75, 1.25] XOR
(1.25, 1.75) OR
[1.75, 2] AND
Table III: The intervals of the parameter K and the corresponding basic logic gate of the circuit .
experimental circuit, we used the TL081 operational amplifiers and the LM311 comparators
supplied with a power source at ±15 V and soldered directly to the PCB without a socket.
The voltage Vdc was supplied by a variable dc supply source with an output range of 0 -
15 V .
We show now how to obtain the different kinds of basic logic gates. For example, if the
potentiometer k1 is equal to the resistor R1 then C = 1, and fixing the voltages of β to
0.75 V , we get x(0) = 1 V and y(0) = 1 V . Equations (5) and (6) can be rewritten as follows
e =


K − 2, if I0, I1 > 1V ,
K − 1 if I0 > 1V & I1 ≤ 1V or I1 > 1V & I0 ≤ 1V ,
K, otherwise.
(9)
Iout =


5V, if |e| < 0.75,
0V, otherwise.
(10)
The parameter K is controlled by the potentiometer k2 and the intervals according to
the values of the parameters β and C are given in Table III.
We analyze three different cases for the parameter K corresponding to k2 = 200Ω, 500Ω
and 1kΩ, but other cases can be investigated in the same way. These values fix the value of
K to 0.2, 0.5 and 1, respectively.
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Fig. 3: The two input signals and the output signal of the NOR gate as seen on the oscilloscope
screen.
For K = 0.2, we have the following response in the node e
e0.2 =


−1.8, if I0, I1 > 1V ,
−0.8 if I0 > 1V & I1 ≤ 1V or I1 > 1V & I0 ≤ 1V ,
0.2, otherwise.
(11)
The output given by equation (10) and taking the input given by equation (12) yields
the following table
I1(V ) I0(V ) e(V ) Iout(V )
0 0 0.2 5
0 5 −0.8 0
5 0 −0.8 0
5 5 −1.8 0
Considering that 0V is a logic zero and 5V is a logic one, then according to the inputs I0, I1
and the output Iout the dynamic logic gate behaves as a NOR gate as can be seen in Fig. 3.
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Fig. 4: The two input signals and the output signal of the NAND gate as seen on the oscilloscope
screen.
K = 0.5 corresponds to the interval of the NAND gate, see Table III. Then, we have
e0.5 =


−1.5, if I0, I1 > 1V ,
−1.5 if I0 > 1V & I1 ≤ 1V or I1 > 1V & I0 ≤ 1V ,
0.5, otherwise.
I1(V ) I0(V ) e(V ) Iout(V )
0 0 0.5 5
0 5 −0.5 5
5 0 −0.5 5
5 5 −1.5 0
(12)
For this case, the experimental input-output signals of the NAND gate are shown in
Fig. 4.
For K = 1, we have the dynamic logic gate behaving as a XOR gate. The input and
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Fig. 5: The two input signals and the output signal of the XOR gate as seen on the oscilloscope
screen.
output of the circuit are shown in the next equation and table
e1 =


−1, if I0, I1 > 1V ,
0 if I0 > 1V & I1 ≤ 1V or I1 > 1V & I0 ≤ 1V ,
1, otherwise.
I1(V ) I0(V ) e(V ) Iout(V )
0 0 0 0
0 5 0 5
5 0 0 5
5 5 −1 0
(13)
The experimental results are presented in Fig. 5.
The other logic gates can be checked in the same way for the different values of the
parameter K.
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4. Conclusions
A very simple dynamic logic gate electronic circuit has been described here together with
its implementation using only analog components such as operational amplifiers, compara-
tors and resistors. Its experimental behavior was tested and compared with the numerical
behavior given by the mathematical model of the dynamical logic gate that has been taken
from the work of Peng and collaborators [Peng et al., 2008]. Choosing different values of the
potentiometer k2 offers us the possibility to get different logic gates: NOR, NAND, XOR,
and others. Such circuit realizations have many potential applications in chaos computing.
Finally, we notice that our design can be manufactured in just one chip because the final
electronic circuit contains only semiconductors and passive components.
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